Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Log of /MLRISC/releases/release-110.60/alpha/emit
ViewVC logotype

Log of /MLRISC/releases/release-110.60/alpha/emit

View Directory Listing Directory Listing


Sticky Revision:

Revision 2203 - Directory Listing
Modified Thu Nov 9 21:29:12 2006 UTC (12 years, 8 months ago) by blume
Release 110.60

Revision 2126 - Directory Listing
Modified Thu Nov 2 16:11:29 2006 UTC (12 years, 8 months ago) by blume
Original Path: MLRISC/trunk/alpha/emit
moved MLRISC to toplevel

Revision 1126 - Directory Listing
Modified Thu Mar 7 21:16:28 2002 UTC (17 years, 4 months ago) by blume
Original Path: sml/trunk/src/MLRISC/alpha/emit
implemented generic Controls module and used it for
all compiler flags/tuneable knobs/...;
more command-line options accepted (for setting the above controls);
some minor bug fixes

Revision 1116 - Directory Listing
Modified Tue Mar 5 23:17:18 2002 UTC (17 years, 4 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
In order to support the block placement optimization, the first
cluster that is generated (called the linkage cluster) contains a jump
to the entry point for the compilation unit. The linkage cluster
contains only one 'function', so block placement will have no effect on
the linkage cluster itself, but all the other clusters have full
freedom in the manner in which they reorder blocks or functions.

On the x86 the typical linkage code that is generated is:
   ----------------------
	.align 2
   L0:
        addl    $L1-L0, 72(%esp)
        jmp     L0


        .align  2
   L1:
   ----------------------

72(%esp) is the memory location for the stdlink register. This
must contain the address of the CPS function being called. In the
above example, it contains the address of  L0; before
calling L1 (the real entry point for the compilation unit), it
must contain the address for L1, and hence

	addl $L1-L0, 72(%esp)

I have tested this on all architectures except the hppa.The increase
in code size is of course negligible.

Revision 1108 - Directory Listing
Modified Fri Mar 1 04:46:54 2002 UTC (17 years, 4 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
  removed extra blank line when printing annotations in assembly code

Revision 1017 - Directory Listing
Modified Wed Jan 16 14:48:16 2002 UTC (17 years, 6 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
  fixed various bugs with emitting pseudo-ops

Revision 1009 - Directory Listing
Modified Wed Jan 9 19:44:22 2002 UTC (17 years, 6 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
	Removed the native COPY and FCOPY instructions
	from all the architectures and replaced it with the
	explicit COPY instruction from the previous commit.

	It is now possible to simplify many of the optimizations
	modules that manipulate copies. This has not been
	done in this change.

Revision 1003 - Directory Listing
Modified Fri Dec 7 02:45:32 2001 UTC (17 years, 7 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
Changed the representation of instructions from being fully abstract
to being partially concrete. That is to say:

  from
	type instruction

  to
	type instr				(* machine instruction *)

	datatype instruction =
	    LIVE of {regs: C.cellset, spilled: C.cellset}
          | KILL of {regs: C.cellset, spilled: C.cellset}
          | COPYXXX of {k: CB.cellkind, dst: CB.cell list, src: CB.cell list}
          | ANNOTATION of {i: instruction, a: Annotations.annotation}
          | INSTR of instr

This makes the handling of certain special instructions that appear on
all architectures easier and uniform.

LIVE and KILL say that a list of registers are live or killed at the
program point where they appear. No spill code is generated when an
element of the 'regs' field is spilled, but the register is moved to
the 'spilled' (which is present, more for debugging than anything else).

LIVE replaces the (now deprecated) DEFFREG instruction on the alpha.
We used to generate:

	DEFFREG f1
	f1 := f2 + f3
        trapb

but now generate:

	f1 := f2 + f3
	trapb
	LIVE {regs=[f1,f2,f3], spilled=[]}

Furthermore, the DEFFREG (hack) required that all floating point instruction
use all registers mentioned in the instruction. Therefore f1 := f2 + f3,
defines f1 and uses [f1,f2,f3]! This hack is no longer required resulting
in a cleaner alpha implementation. (Hopefully, intel will not get rid of
this architecture).

COPYXXX is intended to replace the parallel COPY and FCOPY  available on
all the architectures. This will result in further simplification of the
register allocator that must be aware of them for coalescing purposes, and
will also simplify certain aspects of the machine description that provides
callbacks related to parallel copies.

ANNOTATION should be obvious, and now INSTR represents the honest to God
machine instruction set!

The <arch>/instructions/<arch>Instr.sml files define certain utility
functions for making porting easier -- essentially converting upper case
to lower case. All machine instructions (of type instr) are in upper case,
and the lower case form generates an MLRISC instruction. For example on
the alpha we have:

  datatype instr =
     LDA of {r:cell, b:cell, d:operand}
   | ...

  val lda : {r:cell, b:cell, d:operand} -> instruction
    ...

where lda is just (INSTR o LDA), etc.

Revision 984 - Directory Listing
Modified Wed Nov 21 19:00:08 2001 UTC (17 years, 8 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
  Implemented a complete redesign of MLRISC pseudo-ops. Now there
  ought to never be any question of incompatabilities with
  pseudo-op syntax expected by host assemblers.

  For now, only modules supporting GAS syntax are implemented
  but more should follow, such as MASM, and vendor assembler
  syntax, e.g. IBM as, Sun as, etc.

Revision 951 - Directory Listing
Modified Tue Oct 9 13:54:40 2001 UTC (17 years, 9 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
Updated input to PERL scripts used to generate
MLRISC cm files.

Revision 909 - Directory Listing
Modified Fri Aug 24 17:48:53 2001 UTC (17 years, 10 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
removed clusters from MLRISC

Revision 900 - Directory Listing
Modified Tue Aug 14 15:10:12 2001 UTC (17 years, 11 months ago) by jhr
Original Path: sml/trunk/src/MLRISC/alpha/emit
  Moved CellSets from Cells to CellsBasis.

Revision 889 - Directory Listing
Modified Thu Jul 19 20:35:20 2001 UTC (18 years ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
Substantial simplification in the CELLS interface

Revision 815 - Directory Listing
Modified Fri May 4 05:09:10 2001 UTC (18 years, 2 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

    Moby related MLRISC changes

Revision 796 - Directory Listing
Modified Tue Mar 6 00:04:33 2001 UTC (18 years, 4 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

   Support for alternative control-flow, exception handlers added.

Revision 775 - Directory Listing
Modified Fri Jan 12 01:17:51 2001 UTC (18 years, 6 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

    Merging the types labexp and mltree.
    tag leunga-20010111-labexp=mltree

Revision 744 - Directory Listing
Modified Fri Dec 8 04:11:42 2000 UTC (18 years, 7 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

   A CVS update record!

   Changed type cell from int to datatype, and numerous other changes.
   Affect every client of MLRISC.  Lal says this can be bootstrapped on all
   machines.  See smlnj/HISTORY for details.

   Tag:  leunga-20001207-cell-monster-hack

Revision 657 - Directory Listing
Modified Fri Jun 9 05:20:54 2000 UTC (19 years, 1 month ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

     None of these changes should affect SML/NJ.  See HISTORY file for details.
     CVS Tag=leunga-20000609-various

Revision 651 - Directory Listing
Modified Thu Jun 1 18:34:03 2000 UTC (19 years, 1 month ago) by monnier
Original Path: sml/trunk/src/MLRISC/alpha/emit
bring revisions from the vendor branch to the trunk

Revision 646 - Directory Listing
Modified Tue May 16 02:52:54 2000 UTC (19 years, 2 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

  Slight cleanup on the Alpha.
  Added a bunch of instructions to the x86 instruction set.
  The module ra-rewrite-with-renaming has been improved.
  These should have no effect on SML/NJ.
  CVS tag=leunga-20000515-alpha-x86-ra

Revision 628 - Directory Listing
Modified Tue Apr 25 21:03:34 2000 UTC (19 years, 2 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

1. Alpha

   PSEUDOARITH was missing in AlphaRewrite.  This causes an endless loop
   in C--.

2. RA

   Added a flag "ra-dump-size" to print out the size of the flowgraph
   and the interference graph.

Revision 624 - Directory Listing
Modified Fri Apr 21 03:06:21 2000 UTC (19 years, 3 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

   This update synchronizes my repository with Yale's.  Most of these
changes are related to C--, Moby, and my optimizations.  It should have
little impact on SML/NJ.

   CVS tag leunga-20000420-ssa-c---stuff

Revision 594 - Directory Listing
Modified Tue Apr 4 23:41:47 2000 UTC (19 years, 3 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

      Changes to assembly output and fixes a bug in the x86 assembler
      CVS tag=leunga-20000404-x86-asm

Revision 585 - Directory Listing
Modified Wed Mar 29 23:55:35 2000 UTC (19 years, 3 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

   This update contains major changes to the code generator and various
back ends.  Please see the entry leunga-20000327-mlriscGen_hppa_alpha_x86
in the file sml/HISTORY for details.

Revision 583 - Directory Listing
Modified Thu Mar 23 21:52:30 2000 UTC (19 years, 4 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/alpha/emit

1. X86 fixes/changes

   a.  The old code generated for SETcc was completely wrong.
       The Intel optimization guide is VERY misleading.

2. ALPHA fixes/changes

   a.  Added the instructions LDBU, LDWU, STB, STW as per Fermin's suggestion.
   b.  Added a new mode byteWordLoadStores to the functor parameter to Alpha()
   c.  Added reassociation code for address computation.

Revision 555 - Directory Listing
Modified Fri Mar 3 16:10:30 2000 UTC (19 years, 4 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
lal-20000303-new mltree -- take II

Revision 545 - Directory Listing
Modified Thu Feb 24 13:56:44 2000 UTC (19 years, 4 months ago) by george
Original Path: sml/trunk/src/MLRISC/alpha/emit
  Changes to MLTREE

Revision 499 - Directory Listing
Modified Tue Dec 7 15:44:50 1999 UTC (19 years, 7 months ago) by monnier
Original Path: sml/trunk/src/MLRISC/alpha/emit
This commit was generated by cvs2svn to compensate for changes in r498,
which included commits to RCS files with non-trunk default branches.

Revision 476 - Directory Listing
Modified Wed Nov 10 22:59:58 1999 UTC (19 years, 8 months ago) by monnier
Original Path: sml/trunk/src/MLRISC/alpha/emit
This commit was generated by cvs2svn to compensate for changes in r475,
which included commits to RCS files with non-trunk default branches.

Revision 470 - Directory Listing
Modified Wed Nov 10 22:42:52 1999 UTC (19 years, 8 months ago) by monnier
Original Path: sml/trunk/src/MLRISC/alpha/emit
This commit was generated by cvs2svn to compensate for changes in r469,
which included commits to RCS files with non-trunk default branches.

Revision 430 - Directory Listing
Modified Wed Sep 8 09:47:00 1999 UTC (19 years, 10 months ago) by monnier
Original Path: sml/trunk/src/MLRISC/alpha/emit
This commit was generated by cvs2svn to compensate for changes in r429,
which included commits to RCS files with non-trunk default branches.

Revision 409 - Directory Listing
Added Fri Sep 3 00:21:52 1999 UTC (19 years, 10 months ago) by monnier
Original Path: sml/trunk/src/MLRISC/alpha/emit
Initial revision

Sort log by:

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0