Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Diff of /MLRISC/trunk/amd64/instructions/amd64InstrExt.sml
ViewVC logotype

Diff of /MLRISC/trunk/amd64/instructions/amd64InstrExt.sml

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 2770, Fri Sep 14 03:06:20 2007 UTC revision 2771, Fri Sep 14 19:19:57 2007 UTC
# Line 1  Line 1 
1    (* amd64InstrExt.sml
2     *
3     * COPYRIGHT (c) 2007 The Fellowship of SML/NJ (http://smlnj.org)
4     *
5     * emit code for extensions to the amd64 instruction set.
6     *)
7    
8  structure AMD64InstrExt =  structure AMD64InstrExt =
9    struct    struct
10    
# Line 8  Line 15 
15          | POP of 'r          | POP of 'r
16          | LEAVE          | LEAVE
17          | RET of 'r          | RET of 'r
18          | LOCK_CMPXCHGL of ('r * 'r)      (* atomic compare and exchange instructions.
19         *   CMPXCHG(src, dst)      compares dst with %eax (or %rax) register.
20         *                          if they are equal, then the ZF flag is set and
21         *                          src is stored in dst; otherwise dst is loaded
22         *                          into %eax (or %rax) and ZF is cleared.
23         *)
24            | LOCK_CMPXCHGL of ('r * 'r)    (* 32-bit compare and exchange *)
25            | LOCK_CMPXCHGQ of ('r * 'r)    (* 64-bit compare and exchange *)
26    
27    end (* AMD64InstrExt *)    end (* AMD64InstrExt *)

Legend:
Removed from v.2770  
changed lines
  Added in v.2771

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0