Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /MLRISC/trunk/amd64/instructions/amd64InstrExt.sml
ViewVC logotype

View of /MLRISC/trunk/amd64/instructions/amd64InstrExt.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 2619 - (download) (annotate)
Tue May 29 21:02:35 2007 UTC (11 years, 9 months ago) by mrainey
File size: 237 byte(s)
  New code generator for AMD64, which now uses SSE for floating point.
structure AMD64InstrExt =
  struct

    datatype fsz = SINGLE | DOUBLE

    datatype ('s, 'r, 'f, 'c) sext 
	= PUSHQ of 'r
 	| POP of 'r 
        | LEAVE
        | RET of 'r
        | LOCK_CMPXCHGL of ('r * 'r)

  end (* AMD64InstrExt *)

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0