Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /MLRISC/trunk/amd64/instructions/amd64Shuffle.sml
ViewVC logotype

View of /MLRISC/trunk/amd64/instructions/amd64Shuffle.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 2619 - (download) (annotate)
Tue May 29 21:02:35 2007 UTC (11 years, 9 months ago) by mrainey
File size: 725 byte(s)
  New code generator for AMD64, which now uses SSE for floating point.
signature AMD64SHUFFLE = sig
  structure I : AMD64INSTR

  type t = {tmp:I.operand option, dst:CellsBasis.cell list, src:CellsBasis.cell list}

  val shuffle : t -> I.instruction list
  val shufflefp : t -> I.instruction list
end

functor AMD64Shuffle (I : AMD64INSTR) : AMD64SHUFFLE =
  struct

    structure I = I
    structure C = I.C
    structure CB = CellsBasis
    structure Shuffle = Shuffle (I)

    type t = {tmp:I.operand option, dst:CellsBasis.cell list, 
	      src:CellsBasis.cell list}

    exception foo
    val shuffle = Shuffle.shuffle
	   {mvInstr=fn{dst, src} => [I.move{mvOp=I.MOVQ, src=src, dst=dst}],
		    ea=fn r => I.Direct (64, r)}

    fun shufflefp x = raise Fail "todo"

  end (* AMD64Shuffle *)

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0