Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /MLRISC/trunk/mltree/instr-gen.sig
ViewVC logotype

View of /MLRISC/trunk/mltree/instr-gen.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 646 - (download) (as text) (annotate)
Tue May 16 02:52:54 2000 UTC (19 years, 5 months ago) by leunga
Original Path: sml/trunk/src/MLRISC/mltree/instr-gen.sig
File size: 501 byte(s)

  Slight cleanup on the Alpha.
  Added a bunch of instructions to the x86 instruction set.
  The module ra-rewrite-with-renaming has been improved.
  These should have no effect on SML/NJ.
  CVS tag=leunga-20000515-alpha-x86-ra
(*
 * Generate a linear sequence of instructions
 *)
signature INSTR_GEN =
sig
   structure C : CELLS
   structure I : INSTRUCTIONS
   structure S : INSTRUCTION_STREAM

   sharing I.C = C 

   (* 
    * This function creates an instruction stream, which can be 
    * used to emit instruction into the instruction list.
    *)
   val newStream : I.instruction list ref -> 
                     (I.instruction -> unit, C.regmap, Annotations.annotations,
                      'a, 'b, 'c) S.stream

end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0