Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] Diff of /branches/cuda/TODO
ViewVC logotype

Diff of /branches/cuda/TODO

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 1338, Mon Jun 13 19:52:18 2011 UTC revision 1388, Fri Jun 24 14:45:33 2011 UTC
# Line 5  Line 5 
5  SHORT TERM ============= (*needed* for streamlines & tractography)  SHORT TERM ============= (*needed* for streamlines & tractography)
6  ========================  ========================
7    
8  Remove CL from compiler  Remove CL from compiler [DONE]
9    
10  [GLK:2] Add sequence types (needed for evals & evecs)  [GLK:2] Add sequence types (needed for evals & evecs)
11      syntax      syntax
# Line 19  Line 19 
19  ability to emit/track/record variables into dynamically re-sized  ability to emit/track/record variables into dynamically re-sized
20  runtime buffer  runtime buffer
21    
22  tensor fields: convolution on general tensor images  tensor fields: convolution on general tensor images (order > 1)
23    
24  ========================  ========================
25  SHORT-ISH TERM ========= (to make using Diderot less annoying to  SHORT-ISH TERM ========= (to make using Diderot less annoying to
# Line 51  Line 51 
51      to index into complete list      to index into complete list
52    
53  [GLK:5] Use of Teem's "hest" command-line parser for getting  [GLK:5] Use of Teem's "hest" command-line parser for getting
54  any "input" variables that are not defined in the source file.  any "input" variables that are not defined in the source file. [DONE]
55    
56  [GLK:6] ability to declare a field so that probe positions are  [GLK:6] ability to declare a field so that probe positions are
57  *always* "inside"; with various ways of mapping the known image values  *always* "inside"; with various ways of mapping the known image values
# Line 254  Line 254 
254  //    raised at c-target/c-target.sml:47.15-47.19  //    raised at c-target/c-target.sml:47.15-47.19
255  //field#4(3)[] F = img ⊛ bspln5;  //field#4(3)[] F = img ⊛ bspln5;
256    
 test/lic2.diderot:  
 error in addEdge(ENTRY01D8,NULL0006)  
 uncaught exception Fail [Fail: setPred on NULL node NULL0006]  
   raised at common/phase-timer.sml:76.50-76.52  
   raised at IL/ssa-fn.sml:308.7-308.9  
   raised at IL/ssa-fn.sml:245.26-245.70  

Legend:
Removed from v.1338  
changed lines
  Added in v.1388

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0