Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] View of /branches/vis15/src/compiler/cfg-ir/operators-sig.sml
ViewVC logotype

View of /branches/vis15/src/compiler/cfg-ir/operators-sig.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 3470 - (download) (annotate)
Mon Nov 30 17:51:33 2015 UTC (3 years, 7 months ago) by jhr
File size: 717 byte(s)
working on merge
(* operators-sig.sml
 *
 * This code is part of the Diderot Project (http://diderot-language.cs.uchicago.edu)
 *
 * COPYRIGHT (c) 2015 The University of Chicago
 * All rights reserved.
 *
 * Abstract interface used to parameterize the intermediate representation
 * over the allowed operators.
 *)

signature OPERATORS =
  sig

    type ty

    type rator

    val resultArity : rator -> int              (* arity of results (usually 1) *)
    val arity : rator -> int			(* operator arity *)
    val isPure : rator -> bool			(* false for operations that have effects *)
    val same : rator * rator -> bool		(* equality test *)
    val hash : rator -> word			(* hash key *)

    val toString : rator -> string

  end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0