Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] Diff of /branches/vis15/src/compiler/high-to-mid/probe-ein.sml
ViewVC logotype

Diff of /branches/vis15/src/compiler/high-to-mid/probe-ein.sml

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 3796, Fri Apr 29 21:40:04 2016 UTC revision 3797, Mon May 2 21:10:12 2016 UTC
# Line 104  Line 104 
104                  then vF   (* position is a real type*)                  then vF   (* position is a real type*)
105                  else AvailRHS.addAssign (                  else AvailRHS.addAssign (
106                    avail, concat["vxindexed_dir", Int.toString dir, "_"],                    avail, concat["vxindexed_dir", Int.toString dir, "_"],
107                    Ty.realTy, IR.OP(Op.Index(Ty.TensorTy[dim], dir), [vF]))                    Ty.realTy, IR.OP(Op.TensorIndex(Ty.TensorTy[dim], [dir]), [vF]))
108            val vPos =  AvailRHS.addAssign (            val vPos =  AvailRHS.addAssign (
109                  avail, concat["kernpos_dir", Int.toString dir, "_"],                  avail, concat["kernpos_dir", Int.toString dir, "_"],
110                  Ty.TensorTy[range], IR.OP(Op.BuildPos s, [vX]))                  Ty.TensorTy[range], IR.OP(Op.BuildPos s, [vX]))

Legend:
Removed from v.3796  
changed lines
  Added in v.3797

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0