Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] Annotation of /branches/vis15/src/compiler/target-cpu/gen.sml
ViewVC logotype

Annotation of /branches/vis15/src/compiler/target-cpu/gen.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 3902 - (view) (download)

1 : jhr 3902 (* gen.sml
2 :     *
3 :     * Code generation for the sequential and parallel targets.
4 :     *
5 :     * COPYRIGHT (c) 2016 The Diderot Project (http://diderot-language.cs.uchicago.edu)
6 :     * All rights reserved.
7 :     *)
8 :    
9 :     structure Gen : sig
10 :    
11 :     val exec : TargetSpec.t * TreeIR.program -> unit
12 :    
13 :     val library : TargetSpec.t * TreeIR.program -> unit
14 :    
15 :     end = struct
16 :    
17 :     structure IR = TreeIR
18 :     structure CL = CLang
19 :    
20 :     fun exec (spec : TargetSpec.t, prog) = let
21 :     val IR.Program{
22 :     props, target, consts, inputs, constInit,
23 :     globals, globalInit, strand, create, update
24 :     } = prog
25 :     in
26 :     raise Fail "FIXME"
27 :     end
28 :    
29 :     fun library (spec : TargetSpec.t, prog) = let
30 :     val IR.Program{
31 :     props, target, consts, inputs, constInit,
32 :     globals, globalInit, strand, create, update
33 :     } = prog
34 :     in
35 :     raise Fail "FIXME"
36 :     end
37 :    
38 :     end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0