Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] View of /branches/vis15/src/compiler/target-cpu/gen.sml
ViewVC logotype

View of /branches/vis15/src/compiler/target-cpu/gen.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 3902 - (download) (annotate)
Mon May 23 18:16:41 2016 UTC (3 years ago) by jhr
File size: 821 byte(s)
working on merge
(* gen.sml
 *
 * Code generation for the sequential and parallel targets.
 *
 * COPYRIGHT (c) 2016 The Diderot Project (http://diderot-language.cs.uchicago.edu)
 * All rights reserved.
 *)

structure Gen : sig

    val exec : TargetSpec.t * TreeIR.program -> unit

    val library : TargetSpec.t * TreeIR.program -> unit

  end = struct

    structure IR = TreeIR
    structure CL = CLang

    fun exec (spec : TargetSpec.t, prog) = let
	  val IR.Program{
		  props, target, consts, inputs, constInit,
		  globals, globalInit, strand, create, update
		} = prog
	  in
	    raise Fail "FIXME"
	  end
   
    fun library (spec : TargetSpec.t, prog) = let
	  val IR.Program{
		  props, target, consts, inputs, constInit,
		  globals, globalInit, strand, create, update
		} = prog
	  in
	    raise Fail "FIXME"
	  end
 
  end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0