Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] Diff of /branches/vis15/src/compiler/target-cpu/target-cpu.sml
ViewVC logotype

Diff of /branches/vis15/src/compiler/target-cpu/target-cpu.sml

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 3901, Mon May 23 16:37:01 2016 UTC revision 3902, Mon May 23 18:16:41 2016 UTC
# Line 17  Line 17 
17    
18    end = struct    end = struct
19    
     structure IR = TreeIR  
     structure CL = CLang  
20      structure Spec = TargetSpec      structure Spec = TargetSpec
21    
22      fun generate (tgt : TargetOptions.t) prog = let      fun generate (tgt : TargetOptions.t) (prog as TreeIR.Program{props, ...}) = let
           val IR.Program{  
                   props, target, consts, inputs, constInit,  
                   globals, globalInit, strand, create, update  
                 } = prog  
23            val spec = TargetSpec.mk (tgt, props)            val spec = TargetSpec.mk (tgt, props)
24            in            in
25              if (#exec spec)              if (#exec spec)
26                then raise Fail "FIXME"                then Gen.exec (spec, prog)
27                else raise Fail "FIXME"                else Gen.library (spec, prog)
28            end            end
29    
30      fun info (tgt : TargetOptions.t) = {      fun info (tgt : TargetOptions.t) = {

Legend:
Removed from v.3901  
changed lines
  Added in v.3902

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0