Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Annotation of /sml/branches/SMLNJ/src/MLRISC/alpha/mltree/alphaPseudoInstr.sig
ViewVC logotype

Annotation of /sml/branches/SMLNJ/src/MLRISC/alpha/mltree/alphaPseudoInstr.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 429 - (view) (download) (as text)

1 : monnier 409 (* alphaPseudoInstr.sig --- alpha pseudo instructions *)
2 :    
3 :     signature ALPHA_PSEUDO_INSTR = sig
4 :     structure I : ALPHAINSTR
5 :    
6 :     type reduceOpnd = I.operand -> int
7 :    
8 : monnier 429 val divlv : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
9 : monnier 409 val divl : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
10 :     val divlu : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
11 : monnier 429 val remlv : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
12 :     val reml : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
13 :     val remlu : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
14 :     val divqv : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
15 : monnier 409 val divq : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
16 :     val divqu : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
17 : monnier 429 val remqv : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
18 :     val remq : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
19 :     val remqu : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
20 : monnier 409
21 : monnier 429 val cvtls : {opnd:I.operand, fd:int} * reduceOpnd -> I.instruction list
22 :     val cvtlt : {opnd:I.operand, fd:int} * reduceOpnd -> I.instruction list
23 :     val cvtqs : {opnd:I.operand, fd:int} * reduceOpnd -> I.instruction list
24 :     val cvtqt : {opnd:I.operand, fd:int} * reduceOpnd -> I.instruction list
25 :    
26 :     val cvtsl : {mode:MLTreeBasis.rounding_mode, fs:int, rd:int} ->
27 :     I.instruction list
28 :     val cvttl : {mode:MLTreeBasis.rounding_mode, fs:int, rd:int} ->
29 :     I.instruction list
30 :     val cvtsq : {mode:MLTreeBasis.rounding_mode, fs:int, rd:int} ->
31 :     I.instruction list
32 :     val cvttq : {mode:MLTreeBasis.rounding_mode, fs:int, rd:int} ->
33 :     I.instruction list
34 : monnier 409 end
35 :    

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0