Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/branches/arith64/compiler/CodeGen/amd64/amd64spec.sml
ViewVC logotype

View of /sml/branches/arith64/compiler/CodeGen/amd64/amd64spec.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 4874 - (download) (annotate)
Fri Oct 5 14:33:11 2018 UTC (10 months, 2 weeks ago) by jhr
File size: 828 byte(s)
  merge in edits from trunk
(* amd64spec.sml
 *
 * COPYRIGHT (c) 2016 The Fellowship of SML/NJ (http://www.smlnj.org)
 * All rights reserved.
 *)

structure AMD64Spec : MACH_SPEC =
  struct

    structure DMS = DefaultMachSpecFn (
      struct
	val wordByteWidth = 8
	val addressByteWidth = 8
      end)
    open DMS

    val architecture = "amd64"
    val bigEndian = false
    val spillAreaSz = 8192
    val initialSpillOffset = 512
    val numRegs = length AMD64CpsRegs.availR (* can be |AMD64CpsRegs.availR|= + |vregs|=0 *)
    val numFloatRegs = 16
    val numFloatCalleeSaves = 0
    val startgcOffset = 64
    val pseudoRegOffset = 136
    val constBaseRegOffset = 0
  (* probably should be true *)
    val fixedArgPassing = false

    val ML_STATE_OFFSET = 176
    val VProcOffMSP = 8
    val InMLOffVSP = 8
    val LimitPtrMaskOffVSP = 200

  end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0