Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Diff of /sml/trunk/HISTORY
ViewVC logotype

Diff of /sml/trunk/HISTORY

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 987, Wed Nov 21 21:14:44 2001 UTC revision 1011, Thu Jan 10 20:22:04 2002 UTC
# Line 8  Line 8 
8  The form of an entry should be:  The form of an entry should be:
9    
10  Name:  Name:
11  Date:  Date: yyyy/mm/dd
12  Tag: <post-commit CVS tag>  Tag: <post-commit CVS tag>
13  Description:  Description:
14    ----------------------------------------------------------------------
15    Name: Matthias Blume
16    Date: 2002/01/10
17    Tag: blume-20020110-newffigen
18    Description:
19    
20    1. Updates to portable graph code.
21    
22    2. Major update to ml-nlffigen and ml-nlffi-lib.  Things are much
23       more scalable now so that even huge interfaces such as the one
24       for GTK compile in finite time and space. :-)
25       See src/ml-nlffigen/README for details on what's new.
26    
27    ----------------------------------------------------------------------
28    Name: Lal George
29    Date: 2001/01/09 14:31:35 EST 2002
30    Tag: george-20011206-rm-native-copy
31    Description:
32    
33            Removed the native COPY and FCOPY instructions
34            from all the architectures and replaced it with the
35            explicit COPY instruction from the previous commit.
36    
37            It is now possible to simplify many of the optimizations
38            modules that manipulate copies. This has not been
39            done in this change.
40    
41    ----------------------------------------------------------------------
42    Name: Lal George
43    Date: 2001/12/06 16:50:13 EST 2001
44    Tag: george-20011206-mlrisc-instruction
45    Description:
46    
47    Changed the representation of instructions from being fully abstract
48    to being partially concrete. That is to say:
49    
50      from
51            type instruction
52    
53      to
54            type instr                              (* machine instruction *)
55    
56            datatype instruction =
57                LIVE of {regs: C.cellset, spilled: C.cellset}
58              | KILL of {regs: C.cellset, spilled: C.cellset}
59              | COPYXXX of {k: CB.cellkind, dst: CB.cell list, src: CB.cell list}
60              | ANNOTATION of {i: instruction, a: Annotations.annotation}
61              | INSTR of instr
62    
63    This makes the handling of certain special instructions that appear on
64    all architectures easier and uniform.
65    
66    LIVE and KILL say that a list of registers are live or killed at the
67    program point where they appear. No spill code is generated when an
68    element of the 'regs' field is spilled, but the register is moved to
69    the 'spilled' (which is present, more for debugging than anything else).
70    
71    LIVE replaces the (now deprecated) DEFFREG instruction on the alpha.
72    We used to generate:
73    
74            DEFFREG f1
75            f1 := f2 + f3
76            trapb
77    
78    but now generate:
79    
80            f1 := f2 + f3
81            trapb
82            LIVE {regs=[f1,f2,f3], spilled=[]}
83    
84    Furthermore, the DEFFREG (hack) required that all floating point instruction
85    use all registers mentioned in the instruction. Therefore f1 := f2 + f3,
86    defines f1 and uses [f1,f2,f3]! This hack is no longer required resulting
87    in a cleaner alpha implementation. (Hopefully, intel will not get rid of
88    this architecture).
89    
90    COPYXXX is intended to replace the parallel COPY and FCOPY  available on
91    all the architectures. This will result in further simplification of the
92    register allocator that must be aware of them for coalescing purposes, and
93    will also simplify certain aspects of the machine description that provides
94    callbacks related to parallel copies.
95    
96    ANNOTATION should be obvious, and now INSTR represents the honest to God
97    machine instruction set!
98    
99    The <arch>/instructions/<arch>Instr.sml files define certain utility
100    functions for making porting easier -- essentially converting upper case
101    to lower case. All machine instructions (of type instr) are in upper case,
102    and the lower case form generates an MLRISC instruction. For example on
103    the alpha we have:
104    
105      datatype instr =
106         LDA of {r:cell, b:cell, d:operand}
107       | ...
108    
109      val lda : {r:cell, b:cell, d:operand} -> instruction
110        ...
111    
112    where lda is just (INSTR o LDA), etc.
113    
114    ----------------------------------------------------------------------
115    Name: Matthias Blume
116    Date: 2001/11/22 21:40:00 EST
117    Tag: Release_110_37
118    Description:
119    
120    Release 110.37.  This time for real.
121    
122    ----------------------------------------------------------------------
123    Name: Matthias Blume
124    Date: 2001/11/21 16:35:00 EST
125    Tag: blume-20011121-foot-in-mouth
126    Description:
127    
128    Removed the "Release_110_37" tag because of a serious bug.
129    This will be re-tagged once the bug is fixed.
130    
131  ----------------------------------------------------------------------  ----------------------------------------------------------------------
132  Name: Matthias Blume  Name: Matthias Blume
# Line 24  Line 140 
140  ----------------------------------------------------------------------  ----------------------------------------------------------------------
141  Name: Matthias Blume  Name: Matthias Blume
142  Date: 2001/11/21 16:10:00 EST  Date: 2001/11/21 16:10:00 EST
143  Tag: Release_110_37  Tag: blume-20011121-invalid_110_37
144  Description:  Description:
145    
146    Note: I removed the original tag "Release_110_37" from this commit
147          because we found a serious bug in all non-x86 backends.
148          - Matthias
149    
150  1. Modifications to the SML/NJ code generator and to the runtime system  1. Modifications to the SML/NJ code generator and to the runtime system
151     so that code object name strings are directly inserted into code     so that code object name strings are directly inserted into code
152     objects at code generation time.  The only business the runtime system     objects at code generation time.  The only business the runtime system

Legend:
Removed from v.987  
changed lines
  Added in v.1011

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0