Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/trunk/src/MLRISC/Doc/latex/VLIW.tex
ViewVC logotype

View of /sml/trunk/src/MLRISC/Doc/latex/VLIW.tex

Parent Directory Parent Directory | Revision Log Revision Log


Revision 651 - (download) (as text) (annotate)
Thu Jun 1 18:34:03 2000 UTC (19 years, 2 months ago) by monnier
File size: 671 byte(s)
bring revisions from the vendor branch to the trunk
\section{Optimizations for VLIW/EPIC Architectures}

\subsection{Overview}
Many newer architectures such as the upcoming IA-64 and the
DSPs such as the C6 are VLIW or so called EPIC machines.  
These architectures depends on the compiler to 
extract instruction level parallelism (\newdef{ILP})
and data level parallelism (\newdef{DLP}).

Optimizations for these architectures include:
\begin{itemize}
  \item Hyperblock construction
  \item Predication and predicate analysis
  \item Hyperblock scheduling
  \item Modulo scheduling
\end{itemize}

\subsection{Hyperblocks}
\subsection{Predicate Analysis}
\subsection{Hyperblock Scheduling}
\subsection{Modulo Scheduling}

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0