Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Log of /sml/trunk/src/MLRISC/backpatch/vlBackPatch.sml
[smlnj] / sml / trunk / src / MLRISC / backpatch / vlBackPatch.sml  
ViewVC logotype

Log of /sml/trunk/src/MLRISC/backpatch/vlBackPatch.sml

Parent Directory Parent Directory


Sticky Revision:
(Current path doesn't exist after revision 2125)

Revision 1003 - (view) (download) (annotate) - [select for diffs]
Modified Fri Dec 7 02:45:32 2001 UTC (17 years, 8 months ago) by george
File length: 7082 byte(s)
Diff to previous 991
Changed the representation of instructions from being fully abstract
to being partially concrete. That is to say:

  from
	type instruction

  to
	type instr				(* machine instruction *)

	datatype instruction =
	    LIVE of {regs: C.cellset, spilled: C.cellset}
          | KILL of {regs: C.cellset, spilled: C.cellset}
          | COPYXXX of {k: CB.cellkind, dst: CB.cell list, src: CB.cell list}
          | ANNOTATION of {i: instruction, a: Annotations.annotation}
          | INSTR of instr

This makes the handling of certain special instructions that appear on
all architectures easier and uniform.

LIVE and KILL say that a list of registers are live or killed at the
program point where they appear. No spill code is generated when an
element of the 'regs' field is spilled, but the register is moved to
the 'spilled' (which is present, more for debugging than anything else).

LIVE replaces the (now deprecated) DEFFREG instruction on the alpha.
We used to generate:

	DEFFREG f1
	f1 := f2 + f3
        trapb

but now generate:

	f1 := f2 + f3
	trapb
	LIVE {regs=[f1,f2,f3], spilled=[]}

Furthermore, the DEFFREG (hack) required that all floating point instruction
use all registers mentioned in the instruction. Therefore f1 := f2 + f3,
defines f1 and uses [f1,f2,f3]! This hack is no longer required resulting
in a cleaner alpha implementation. (Hopefully, intel will not get rid of
this architecture).

COPYXXX is intended to replace the parallel COPY and FCOPY  available on
all the architectures. This will result in further simplification of the
register allocator that must be aware of them for coalescing purposes, and
will also simplify certain aspects of the machine description that provides
callbacks related to parallel copies.

ANNOTATION should be obvious, and now INSTR represents the honest to God
machine instruction set!

The <arch>/instructions/<arch>Instr.sml files define certain utility
functions for making porting easier -- essentially converting upper case
to lower case. All machine instructions (of type instr) are in upper case,
and the lower case form generates an MLRISC instruction. For example on
the alpha we have:

  datatype instr =
     LDA of {r:cell, b:cell, d:operand}
   | ...

  val lda : {r:cell, b:cell, d:operand} -> instruction
    ...

where lda is just (INSTR o LDA), etc.

Revision 991 - (view) (download) (annotate) - [select for diffs]
Modified Thu Nov 22 14:25:12 2001 UTC (17 years, 9 months ago) by george
File length: 7198 byte(s)
Diff to previous 986
  Fixed a bug on non-x86 architectures related to backpatching
  and the new pseudo-ops.

Revision 986 - (view) (download) (annotate) - [select for diffs]
Modified Wed Nov 21 21:03:17 2001 UTC (17 years, 9 months ago) by blume
File length: 7183 byte(s)
Diff to previous 984
Release 110.37 -- see HISTORY

Revision 984 - (view) (download) (annotate) - [select for diffs]
Modified Wed Nov 21 19:00:08 2001 UTC (17 years, 9 months ago) by george
File length: 7233 byte(s)
Diff to previous 976
  Implemented a complete redesign of MLRISC pseudo-ops. Now there
  ought to never be any question of incompatabilities with
  pseudo-op syntax expected by host assemblers.

  For now, only modules supporting GAS syntax are implemented
  but more should follow, such as MASM, and vendor assembler
  syntax, e.g. IBM as, Sun as, etc.

Revision 976 - (view) (download) (annotate) - [select for diffs]
Modified Wed Nov 14 14:54:03 2001 UTC (17 years, 9 months ago) by george
File length: 6795 byte(s)
Diff to previous 909
  Fix for a backpatching bug reported by Allen.

  Because the boundary between short and long span-dependent
  instructions is +/- 128, there are an astounding number of
  span-dependent instructions whose size is over estimated.

  Allen came up with the idea of letting the size of span
  dependent instructions be non-monotonic, for a maxIter
  number of times, after which the size must be monotonically
  increasing.

  This table shows the number of span-dependent instructions
  whose size was over-estimated as a function of maxIter, for the
  file Parse/parse/ml.grm.sml:

     maxIter		# of instructions:
 	10			687
 	20			438
 	30			198
        40			  0

  In compiling the compiler, there is no significant difference in
  compilation speed between maxIter=10 and maxIter=40. Actually,
  my measurements showed that maxIter=40 was a tad faster than
  maxIter=10! Also 96% of the  files in the compiler reach a fix
  point within 13 iterations, so fixing maxIter at 40, while high,
  is okay.

Revision 909 - (view) (download) (annotate) - [select for diffs]
Modified Fri Aug 24 17:48:53 2001 UTC (18 years ago) by george
File length: 5144 byte(s)
Diff to previous 744
removed clusters from MLRISC

Revision 744 - (view) (download) (annotate) - [select for diffs]
Modified Fri Dec 8 04:11:42 2000 UTC (18 years, 8 months ago) by leunga
File length: 4912 byte(s)
Diff to previous 651

   A CVS update record!

   Changed type cell from int to datatype, and numerous other changes.
   Affect every client of MLRISC.  Lal says this can be bootstrapped on all
   machines.  See smlnj/HISTORY for details.

   Tag:  leunga-20001207-cell-monster-hack

Revision 651 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jun 1 18:34:03 2000 UTC (19 years, 2 months ago) by monnier
File length: 5082 byte(s)
Diff to previous 430
bring revisions from the vendor branch to the trunk

Revision 430 - (view) (download) (annotate) - [select for diffs]
Modified Wed Sep 8 09:47:00 1999 UTC (19 years, 11 months ago) by monnier
File length: 5082 byte(s)
Copied from: sml/branches/SMLNJ/src/MLRISC/backpatch/vlBackPatch.sml revision 429
Diff to previous 429
This commit was generated by cvs2svn to compensate for changes in r429,
which included commits to RCS files with non-trunk default branches.

Revision 429 - (view) (download) (annotate) - [select for diffs]
Modified Wed Sep 8 09:47:00 1999 UTC (19 years, 11 months ago) by monnier
Original Path: sml/branches/SMLNJ/src/MLRISC/backpatch/vlBackPatch.sml
File length: 5082 byte(s)
Diff to previous 411
version 110.21

Revision 411 - (view) (download) (annotate) - [select for diffs]
Modified Fri Sep 3 00:25:03 1999 UTC (19 years, 11 months ago) by monnier
Original Path: sml/branches/SMLNJ/src/MLRISC/backpatch/vlBackPatch.sml
File length: 5084 byte(s)
Diff to previous 247
version 110.19

Revision 247 - (view) (download) (annotate) - [select for diffs]
Added Sat Apr 17 18:47:13 1999 UTC (20 years, 4 months ago) by monnier
Original Path: sml/branches/SMLNJ/src/MLRISC/backpatch/vlBackPatch.sml
File length: 5012 byte(s)
version 110.16

This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, enter a numeric revision.

  Diffs between and
  Type of Diff should be a

Sort log by:

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0