Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/trunk/src/MLRISC/ra/getreg.sig
ViewVC logotype

View of /sml/trunk/src/MLRISC/ra/getreg.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 409 - (download) (as text) (annotate)
Fri Sep 3 00:21:52 1999 UTC (20 years, 1 month ago) by monnier
File size: 632 byte(s)
Initial revision
(*
 * A simple round robin based register allocator.
 * Now with the ability to get register pairs.
 * -- Allen
 *)
signature GETREG = 
sig 
   exception GetReg

     (* get a register, unconstrained but with optional preference *)
     (* if sub(proh,r) = stamp that means the register is prohibited *)
   val getreg : {pref:int list, stamp:int, proh:int Array.array} -> int 

     (* get a register pair, must be an even/odd pair, returns the
      * even register (i.e. the smaller one)
      *)
   val getpair : {pref:int list, stamp:int, proh:int Array.array} -> int

     (* reset the state *)
   val reset : unit -> unit
end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0