Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Diff of /sml/trunk/src/MLRISC/ra/ra-core.sig
ViewVC logotype

Diff of /sml/trunk/src/MLRISC/ra/ra-core.sig

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 1124, Thu Mar 7 19:49:22 2002 UTC revision 1125, Thu Mar 7 21:04:13 2002 UTC
# Line 1  Line 1 
1  (*  (* ra-core.sig
2     *
3     * COPYRIGHT (c) 2002 Bell Labs, Lucent Technologies.
4     *
5   * Note: This is the core of the new register allocator, i.e. the portion   * Note: This is the core of the new register allocator, i.e. the portion
6   * that manipulates only the interference graph and not the flowgraph.   * that manipulates only the interference graph and not the flowgraph.
7   *   *
# Line 38  Line 41 
41      * Function to create new nodes      * Function to create new nodes
42      *)      *)
43     val newNodes : G.interferenceGraph ->     val newNodes : G.interferenceGraph ->
44          {cost:int,pt:G.programPoint,defs:G.C.cell list,uses:G.C.cell list} ->          {cost:real,pt:G.programPoint,defs:G.C.cell list,uses:G.C.cell list} ->
45              G.node list (* defs *)              G.node list (* defs *)
46    
47     (*     (*
# Line 124  Line 127 
127     (*     (*
128      * Compute spill savings due to memory <-> register moves      * Compute spill savings due to memory <-> register moves
129      *)      *)
130     val moveSavings : G.interferenceGraph -> (int -> int)     val moveSavings : G.interferenceGraph -> (int -> real)
131    
132  end  end

Legend:
Removed from v.1124  
changed lines
  Added in v.1125

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0