Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/trunk/src/MLRISC/scheduling/listScheduler.sig
ViewVC logotype

View of /sml/trunk/src/MLRISC/scheduling/listScheduler.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 695 - (download) (as text) (annotate)
Mon Aug 7 23:57:38 2000 UTC (18 years, 11 months ago) by leunga
File size: 760 byte(s)

   Stuff related to scheduling, SSA, x86, C-- and Moby.
   Tag: leunga-20000807-a-whole-bunch-of-stuff
(*
 * A customizable list scheduler that works on a region at a time.
 * A region is a subset of the control flow graph.
 *
 * -- Allen
 *)
signature LIST_SCHEDULER = 
sig

   structure I          : INSTRUCTIONS
   structure IR         : MLRISC_IR
   structure DDG        : SCHEDULER_DDG
   structure CFG        : CONTROL_FLOW_GRAPH
     sharing DDG.I = IR.I = I
     sharing IR.CFG = CFG 

   val listScheduler : 
       { cpu_info   : DDG.SchedProps.cpu_info,
         blockIdTbl : int Array.array,  
         ranking    : DDG.node Graph.node * DDG.node Graph.node -> bool,
         cfg        : CFG.cfg,  (* the entire program! *)
         region     : CFG.cfg,  (* current region *)
         ddg        : (DDG.node, DDG.edge) DDG.ddg
       } -> unit

end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0