Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Diff of /sml/trunk/src/MLRISC/sparc/mltree/sparcPseudoInstr.sig
ViewVC logotype

Diff of /sml/trunk/src/MLRISC/sparc/mltree/sparcPseudoInstr.sig

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 656, Fri Jun 9 03:39:04 2000 UTC revision 657, Fri Jun 9 05:20:54 2000 UTC
# Line 14  Line 14 
14         (I.operand -> I.C.cell) -> I.instruction list         (I.operand -> I.C.cell) -> I.instruction list
15     (*     (*
16      * Signed and unsigned multiplications.      * Signed and unsigned multiplications.
     * For signed operations, trap on overflow and division by zero.  
     * For unsigned operations, trap on division by zero.  
17      * These are all 32 bit operations      * These are all 32 bit operations
18      *)      *)
19     val umul : format1     val umul32     : format1 (* unsigned/non-trapping *)
20     val smul : format1     val smul32     : format1 (* signed/non-trapping *)
21     val udiv : format1     val smul32trap : format1 (* trap on overflow *)
22     val sdiv : format1     val udiv32     : format1 (* unsigned/non-trapping *)
23       val sdiv32     : format1 (* signed/non-trapping *)
24       val sdiv32trap : format1 (* trap on overflow/zero *)
25    
26         (* convert integer into floating point *)         (* convert integer into floating point *)
27     val cvti2d : format2     val cvti2d : format2

Legend:
Removed from v.656  
changed lines
  Added in v.657

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0