Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/trunk/src/MLRISC/sparc/mltree/sparcPseudoInstr.sig
ViewVC logotype

View of /sml/trunk/src/MLRISC/sparc/mltree/sparcPseudoInstr.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 889 - (download) (as text) (annotate)
Thu Jul 19 20:35:20 2001 UTC (18 years, 1 month ago) by george
File size: 1109 byte(s)
Substantial simplification in the CELLS interface
(*
 * sparcPseudoInstr.sig --- Sparc pseudo instructions 
 *)

signature SPARC_PSEUDO_INSTR = sig
   structure I : SPARCINSTR

   type format1 = 
       {r:CellsBasis.cell, i:I.operand, d:CellsBasis.cell} * 
       (I.operand -> CellsBasis.cell) -> I.instruction list

   type format2 = 
       {i:I.operand, d:CellsBasis.cell} * 
       (I.operand -> CellsBasis.cell) -> I.instruction list
   (* 
    * Signed and unsigned multiplications.
    * These are all 32 bit operations 
    *)
   val umul32     : format1 (* unsigned/non-trapping *)
   val smul32     : format1 (* signed/non-trapping *)
   val smul32trap : format1 (* trap on overflow *)
   val udiv32     : format1 (* unsigned/non-trapping *)
   val sdiv32     : format1 (* signed/non-trapping *)
   val sdiv32trap : format1 (* trap on overflow/zero *)

       (* convert integer into floating point *)
   val cvti2d : format2
   val cvti2s : format2
   val cvti2q : format2

       (* 32-bit overflow detection *)
   val overflowtrap32 : I.instruction list
 
       (* 64-bit overflow detection *)
   val overflowtrap64 : I.instruction list

end


root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0