Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Log of /sml/trunk/src/MLRISC/sparc/sparc.mdl
[smlnj] / sml / trunk / src / MLRISC / sparc / sparc.mdl  
ViewVC logotype

Log of /sml/trunk/src/MLRISC/sparc/sparc.mdl

Parent Directory Parent Directory


Sticky Revision:
(Current path doesn't exist after revision 2125)

Revision 1033 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jan 24 05:45:18 2002 UTC (17 years, 8 months ago) by george
File length: 32184 byte(s)
Diff to previous 1009
   There is a dramatic simplification in the interface to the
   register allocator for RISC architectures as a result of making
   parallel copy instructions explicit.

Revision 1009 - (view) (download) (annotate) - [selected]
Modified Wed Jan 9 19:44:22 2002 UTC (17 years, 9 months ago) by george
File length: 32159 byte(s)
Diff to previous 1003
	Removed the native COPY and FCOPY instructions
	from all the architectures and replaced it with the
	explicit COPY instruction from the previous commit.

	It is now possible to simplify many of the optimizations
	modules that manipulate copies. This has not been
	done in this change.

Revision 1003 - (view) (download) (annotate) - [select for diffs]
Modified Fri Dec 7 02:45:32 2001 UTC (17 years, 10 months ago) by george
File length: 32530 byte(s)
Diff to previous 984 , to selected 1009
Changed the representation of instructions from being fully abstract
to being partially concrete. That is to say:

  from
	type instruction

  to
	type instr				(* machine instruction *)

	datatype instruction =
	    LIVE of {regs: C.cellset, spilled: C.cellset}
          | KILL of {regs: C.cellset, spilled: C.cellset}
          | COPYXXX of {k: CB.cellkind, dst: CB.cell list, src: CB.cell list}
          | ANNOTATION of {i: instruction, a: Annotations.annotation}
          | INSTR of instr

This makes the handling of certain special instructions that appear on
all architectures easier and uniform.

LIVE and KILL say that a list of registers are live or killed at the
program point where they appear. No spill code is generated when an
element of the 'regs' field is spilled, but the register is moved to
the 'spilled' (which is present, more for debugging than anything else).

LIVE replaces the (now deprecated) DEFFREG instruction on the alpha.
We used to generate:

	DEFFREG f1
	f1 := f2 + f3
        trapb

but now generate:

	f1 := f2 + f3
	trapb
	LIVE {regs=[f1,f2,f3], spilled=[]}

Furthermore, the DEFFREG (hack) required that all floating point instruction
use all registers mentioned in the instruction. Therefore f1 := f2 + f3,
defines f1 and uses [f1,f2,f3]! This hack is no longer required resulting
in a cleaner alpha implementation. (Hopefully, intel will not get rid of
this architecture).

COPYXXX is intended to replace the parallel COPY and FCOPY  available on
all the architectures. This will result in further simplification of the
register allocator that must be aware of them for coalescing purposes, and
will also simplify certain aspects of the machine description that provides
callbacks related to parallel copies.

ANNOTATION should be obvious, and now INSTR represents the honest to God
machine instruction set!

The <arch>/instructions/<arch>Instr.sml files define certain utility
functions for making porting easier -- essentially converting upper case
to lower case. All machine instructions (of type instr) are in upper case,
and the lower case form generates an MLRISC instruction. For example on
the alpha we have:

  datatype instr =
     LDA of {r:cell, b:cell, d:operand}
   | ...

  val lda : {r:cell, b:cell, d:operand} -> instruction
    ...

where lda is just (INSTR o LDA), etc.

Revision 984 - (view) (download) (annotate) - [select for diffs]
Modified Wed Nov 21 19:00:08 2001 UTC (17 years, 10 months ago) by george
File length: 32704 byte(s)
Diff to previous 949 , to selected 1009
  Implemented a complete redesign of MLRISC pseudo-ops. Now there
  ought to never be any question of incompatabilities with
  pseudo-op syntax expected by host assemblers.

  For now, only modules supporting GAS syntax are implemented
  but more should follow, such as MASM, and vendor assembler
  syntax, e.g. IBM as, Sun as, etc.

Revision 949 - (view) (download) (annotate) - [select for diffs]
Modified Fri Oct 5 01:30:26 2001 UTC (18 years ago) by george
File length: 32698 byte(s)
Diff to previous 889 , to selected 1009
 fix in assembly output converting mov to set

Revision 889 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jul 19 20:35:20 2001 UTC (18 years, 2 months ago) by george
File length: 32625 byte(s)
Diff to previous 840 , to selected 1009
Substantial simplification in the CELLS interface

Revision 840 - (view) (download) (annotate) - [select for diffs]
Modified Fri Jun 15 19:05:19 2001 UTC (18 years, 4 months ago) by blume
File length: 32535 byte(s)
Diff to previous 839 , to selected 1009
c-calls (and NLFFI) implementation for Sparc

Revision 839 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jun 7 20:28:44 2001 UTC (18 years, 4 months ago) by blume
File length: 32471 byte(s)
Diff to previous 796 , to selected 1009
several internal changes related to C calls

Revision 796 - (view) (download) (annotate) - [select for diffs]
Modified Tue Mar 6 00:04:33 2001 UTC (18 years, 7 months ago) by leunga
File length: 32316 byte(s)
Diff to previous 775 , to selected 1009

   Support for alternative control-flow, exception handlers added.

Revision 775 - (view) (download) (annotate) - [select for diffs]
Modified Fri Jan 12 01:17:51 2001 UTC (18 years, 9 months ago) by leunga
File length: 32190 byte(s)
Diff to previous 746 , to selected 1009

    Merging the types labexp and mltree.
    tag leunga-20010111-labexp=mltree

Revision 746 - (view) (download) (annotate) - [select for diffs]
Added Fri Dec 8 04:16:09 2000 UTC (18 years, 10 months ago) by leunga
File length: 32209 byte(s)
Diff to selected 1009

   New machine descriptions...

This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, enter a numeric revision.

  Diffs between and
  Type of Diff should be a

Sort log by:

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0