Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Diff of /sml/trunk/src/MLRISC/x86/instructions/x86Instr.sml
ViewVC logotype

Diff of /sml/trunk/src/MLRISC/x86/instructions/x86Instr.sml

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 1155, Wed Mar 20 20:52:51 2002 UTC revision 1156, Thu Mar 21 22:01:11 2002 UTC
# Line 116  Line 116 
116     | LOCK_XADDW     | LOCK_XADDW
117     | LOCK_XADDL     | LOCK_XADDL
118     datatype multDivOp =     datatype multDivOp =
119       MULL1       IMULL1
120       | MULL1
121     | IDIVL1     | IDIVL1
122     | DIVL1     | DIVL1
123     datatype unaryOp =     datatype unaryOp =
# Line 136  Line 137 
137     | LOCK_INCL     | LOCK_INCL
138     | LOCK_NEGL     | LOCK_NEGL
139     | LOCK_NOTL     | LOCK_NOTL
140       datatype shiftOp =
141         SHLDL
142       | SHRDL
143     datatype bitOp =     datatype bitOp =
144       BTW       BTW
145     | BTL     | BTL
# Line 241  Line 245 
245     | TESTB of {lsrc:operand, rsrc:operand}     | TESTB of {lsrc:operand, rsrc:operand}
246     | BITOP of {bitOp:bitOp, lsrc:operand, rsrc:operand}     | BITOP of {bitOp:bitOp, lsrc:operand, rsrc:operand}
247     | BINARY of {binOp:binaryOp, src:operand, dst:operand}     | BINARY of {binOp:binaryOp, src:operand, dst:operand}
248       | SHIFT of {shiftOp:shiftOp, src:operand, dst:operand, count:operand}
249     | CMPXCHG of {lock:bool, sz:isize, src:operand, dst:operand}     | CMPXCHG of {lock:bool, sz:isize, src:operand, dst:operand}
250     | MULTDIV of {multDivOp:multDivOp, src:operand}     | MULTDIV of {multDivOp:multDivOp, src:operand}
251     | MUL3 of {dst:CellsBasis.cell, src2:Int32.int, src1:operand}     | MUL3 of {dst:CellsBasis.cell, src2:Int32.int, src1:operand}
# Line 262  Line 267 
267     | FUCOMP of operand     | FUCOMP of operand
268     | FUCOMPP     | FUCOMPP
269     | FCOMPP     | FCOMPP
270       | FCOMI of operand
271       | FCOMIP of operand
272       | FUCOMI of operand
273       | FUCOMIP of operand
274     | FXCH of {opnd:CellsBasis.cell}     | FXCH of {opnd:CellsBasis.cell}
275     | FSTPL of operand     | FSTPL of operand
276     | FSTPS of operand     | FSTPS of operand
# Line 288  Line 297 
297     | FBINOP of {fsize:fsize, binOp:fbinOp, lsrc:operand, rsrc:operand, dst:operand}     | FBINOP of {fsize:fsize, binOp:fbinOp, lsrc:operand, rsrc:operand, dst:operand}
298     | FIBINOP of {isize:isize, binOp:fibinOp, lsrc:operand, rsrc:operand, dst:operand}     | FIBINOP of {isize:isize, binOp:fibinOp, lsrc:operand, rsrc:operand, dst:operand}
299     | FUNOP of {fsize:fsize, unOp:funOp, src:operand, dst:operand}     | FUNOP of {fsize:fsize, unOp:funOp, src:operand, dst:operand}
300     | FCMP of {fsize:fsize, lsrc:operand, rsrc:operand}     | FCMP of {i:bool, fsize:fsize, lsrc:operand, rsrc:operand}
301     | SAHF     | SAHF
302     | LAHF     | LAHF
303     | SOURCE of {}     | SOURCE of {}
# Line 322  Line 331 
331     val testb : {lsrc:operand, rsrc:operand} -> instruction     val testb : {lsrc:operand, rsrc:operand} -> instruction
332     val bitop : {bitOp:bitOp, lsrc:operand, rsrc:operand} -> instruction     val bitop : {bitOp:bitOp, lsrc:operand, rsrc:operand} -> instruction
333     val binary : {binOp:binaryOp, src:operand, dst:operand} -> instruction     val binary : {binOp:binaryOp, src:operand, dst:operand} -> instruction
334       val shift : {shiftOp:shiftOp, src:operand, dst:operand, count:operand} -> instruction
335     val cmpxchg : {lock:bool, sz:isize, src:operand, dst:operand} -> instruction     val cmpxchg : {lock:bool, sz:isize, src:operand, dst:operand} -> instruction
336     val multdiv : {multDivOp:multDivOp, src:operand} -> instruction     val multdiv : {multDivOp:multDivOp, src:operand} -> instruction
337     val mul3 : {dst:CellsBasis.cell, src2:Int32.int, src1:operand} -> instruction     val mul3 : {dst:CellsBasis.cell, src2:Int32.int, src1:operand} -> instruction
# Line 343  Line 353 
353     val fucomp : operand -> instruction     val fucomp : operand -> instruction
354     val fucompp : instruction     val fucompp : instruction
355     val fcompp : instruction     val fcompp : instruction
356       val fcomi : operand -> instruction
357       val fcomip : operand -> instruction
358       val fucomi : operand -> instruction
359       val fucomip : operand -> instruction
360     val fxch : {opnd:CellsBasis.cell} -> instruction     val fxch : {opnd:CellsBasis.cell} -> instruction
361     val fstpl : operand -> instruction     val fstpl : operand -> instruction
362     val fstps : operand -> instruction     val fstps : operand -> instruction
# Line 369  Line 383 
383     val fbinop : {fsize:fsize, binOp:fbinOp, lsrc:operand, rsrc:operand, dst:operand} -> instruction     val fbinop : {fsize:fsize, binOp:fbinOp, lsrc:operand, rsrc:operand, dst:operand} -> instruction
384     val fibinop : {isize:isize, binOp:fibinOp, lsrc:operand, rsrc:operand, dst:operand} -> instruction     val fibinop : {isize:isize, binOp:fibinOp, lsrc:operand, rsrc:operand, dst:operand} -> instruction
385     val funop : {fsize:fsize, unOp:funOp, src:operand, dst:operand} -> instruction     val funop : {fsize:fsize, unOp:funOp, src:operand, dst:operand} -> instruction
386     val fcmp : {fsize:fsize, lsrc:operand, rsrc:operand} -> instruction     val fcmp : {i:bool, fsize:fsize, lsrc:operand, rsrc:operand} -> instruction
387     val sahf : instruction     val sahf : instruction
388     val lahf : instruction     val lahf : instruction
389     val source : {} -> instruction     val source : {} -> instruction
# Line 487  Line 501 
501     | LOCK_XADDW     | LOCK_XADDW
502     | LOCK_XADDL     | LOCK_XADDL
503     datatype multDivOp =     datatype multDivOp =
504       MULL1       IMULL1
505       | MULL1
506     | IDIVL1     | IDIVL1
507     | DIVL1     | DIVL1
508     datatype unaryOp =     datatype unaryOp =
# Line 507  Line 522 
522     | LOCK_INCL     | LOCK_INCL
523     | LOCK_NEGL     | LOCK_NEGL
524     | LOCK_NOTL     | LOCK_NOTL
525       datatype shiftOp =
526         SHLDL
527       | SHRDL
528     datatype bitOp =     datatype bitOp =
529       BTW       BTW
530     | BTL     | BTL
# Line 612  Line 630 
630     | TESTB of {lsrc:operand, rsrc:operand}     | TESTB of {lsrc:operand, rsrc:operand}
631     | BITOP of {bitOp:bitOp, lsrc:operand, rsrc:operand}     | BITOP of {bitOp:bitOp, lsrc:operand, rsrc:operand}
632     | BINARY of {binOp:binaryOp, src:operand, dst:operand}     | BINARY of {binOp:binaryOp, src:operand, dst:operand}
633       | SHIFT of {shiftOp:shiftOp, src:operand, dst:operand, count:operand}
634     | CMPXCHG of {lock:bool, sz:isize, src:operand, dst:operand}     | CMPXCHG of {lock:bool, sz:isize, src:operand, dst:operand}
635     | MULTDIV of {multDivOp:multDivOp, src:operand}     | MULTDIV of {multDivOp:multDivOp, src:operand}
636     | MUL3 of {dst:CellsBasis.cell, src2:Int32.int, src1:operand}     | MUL3 of {dst:CellsBasis.cell, src2:Int32.int, src1:operand}
# Line 633  Line 652 
652     | FUCOMP of operand     | FUCOMP of operand
653     | FUCOMPP     | FUCOMPP
654     | FCOMPP     | FCOMPP
655       | FCOMI of operand
656       | FCOMIP of operand
657       | FUCOMI of operand
658       | FUCOMIP of operand
659     | FXCH of {opnd:CellsBasis.cell}     | FXCH of {opnd:CellsBasis.cell}
660     | FSTPL of operand     | FSTPL of operand
661     | FSTPS of operand     | FSTPS of operand
# Line 659  Line 682 
682     | FBINOP of {fsize:fsize, binOp:fbinOp, lsrc:operand, rsrc:operand, dst:operand}     | FBINOP of {fsize:fsize, binOp:fbinOp, lsrc:operand, rsrc:operand, dst:operand}
683     | FIBINOP of {isize:isize, binOp:fibinOp, lsrc:operand, rsrc:operand, dst:operand}     | FIBINOP of {isize:isize, binOp:fibinOp, lsrc:operand, rsrc:operand, dst:operand}
684     | FUNOP of {fsize:fsize, unOp:funOp, src:operand, dst:operand}     | FUNOP of {fsize:fsize, unOp:funOp, src:operand, dst:operand}
685     | FCMP of {fsize:fsize, lsrc:operand, rsrc:operand}     | FCMP of {i:bool, fsize:fsize, lsrc:operand, rsrc:operand}
686     | SAHF     | SAHF
687     | LAHF     | LAHF
688     | SOURCE of {}     | SOURCE of {}
# Line 692  Line 715 
715     and testb = INSTR o TESTB     and testb = INSTR o TESTB
716     and bitop = INSTR o BITOP     and bitop = INSTR o BITOP
717     and binary = INSTR o BINARY     and binary = INSTR o BINARY
718       and shift = INSTR o SHIFT
719     and cmpxchg = INSTR o CMPXCHG     and cmpxchg = INSTR o CMPXCHG
720     and multdiv = INSTR o MULTDIV     and multdiv = INSTR o MULTDIV
721     and mul3 = INSTR o MUL3     and mul3 = INSTR o MUL3
# Line 713  Line 737 
737     and fucomp = INSTR o FUCOMP     and fucomp = INSTR o FUCOMP
738     and fucompp = INSTR FUCOMPP     and fucompp = INSTR FUCOMPP
739     and fcompp = INSTR FCOMPP     and fcompp = INSTR FCOMPP
740       and fcomi = INSTR o FCOMI
741       and fcomip = INSTR o FCOMIP
742       and fucomi = INSTR o FUCOMI
743       and fucomip = INSTR o FUCOMIP
744     and fxch = INSTR o FXCH     and fxch = INSTR o FXCH
745     and fstpl = INSTR o FSTPL     and fstpl = INSTR o FSTPL
746     and fstps = INSTR o FSTPS     and fstps = INSTR o FSTPS

Legend:
Removed from v.1155  
changed lines
  Added in v.1156

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0