Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Log of /sml/trunk/src/MLRISC/x86/ra/x86Rewrite.sml
[smlnj] / sml / trunk / src / MLRISC / x86 / ra / x86Rewrite.sml  
ViewVC logotype

Log of /sml/trunk/src/MLRISC/x86/ra/x86Rewrite.sml

Parent Directory Parent Directory


Sticky Revision:
(Current path doesn't exist after revision 2125)

Revision 1334 - (view) (download) (annotate) - [select for diffs]
Modified Thu May 22 22:46:30 2003 UTC (16 years, 1 month ago) by mblume
File length: 11236 byte(s)
Diff to previous 1156
major cleanup: eliminate all non-exhaustive pattern matches

Revision 1156 - (view) (download) (annotate) - [select for diffs]
Modified Thu Mar 21 22:01:11 2002 UTC (17 years, 3 months ago) by leunga
File length: 11186 byte(s)
Diff to previous 1009

     Bug fixes and improvements to x86 and cfg

Revision 1009 - (view) (download) (annotate) - [select for diffs]
Modified Wed Jan 9 19:44:22 2002 UTC (17 years, 6 months ago) by george
File length: 10495 byte(s)
Diff to previous 1003
	Removed the native COPY and FCOPY instructions
	from all the architectures and replaced it with the
	explicit COPY instruction from the previous commit.

	It is now possible to simplify many of the optimizations
	modules that manipulate copies. This has not been
	done in this change.

Revision 1003 - (view) (download) (annotate) - [select for diffs]
Modified Fri Dec 7 02:45:32 2001 UTC (17 years, 7 months ago) by george
File length: 10380 byte(s)
Diff to previous 900
Changed the representation of instructions from being fully abstract
to being partially concrete. That is to say:

  from
	type instruction

  to
	type instr				(* machine instruction *)

	datatype instruction =
	    LIVE of {regs: C.cellset, spilled: C.cellset}
          | KILL of {regs: C.cellset, spilled: C.cellset}
          | COPYXXX of {k: CB.cellkind, dst: CB.cell list, src: CB.cell list}
          | ANNOTATION of {i: instruction, a: Annotations.annotation}
          | INSTR of instr

This makes the handling of certain special instructions that appear on
all architectures easier and uniform.

LIVE and KILL say that a list of registers are live or killed at the
program point where they appear. No spill code is generated when an
element of the 'regs' field is spilled, but the register is moved to
the 'spilled' (which is present, more for debugging than anything else).

LIVE replaces the (now deprecated) DEFFREG instruction on the alpha.
We used to generate:

	DEFFREG f1
	f1 := f2 + f3
        trapb

but now generate:

	f1 := f2 + f3
	trapb
	LIVE {regs=[f1,f2,f3], spilled=[]}

Furthermore, the DEFFREG (hack) required that all floating point instruction
use all registers mentioned in the instruction. Therefore f1 := f2 + f3,
defines f1 and uses [f1,f2,f3]! This hack is no longer required resulting
in a cleaner alpha implementation. (Hopefully, intel will not get rid of
this architecture).

COPYXXX is intended to replace the parallel COPY and FCOPY  available on
all the architectures. This will result in further simplification of the
register allocator that must be aware of them for coalescing purposes, and
will also simplify certain aspects of the machine description that provides
callbacks related to parallel copies.

ANNOTATION should be obvious, and now INSTR represents the honest to God
machine instruction set!

The <arch>/instructions/<arch>Instr.sml files define certain utility
functions for making porting easier -- essentially converting upper case
to lower case. All machine instructions (of type instr) are in upper case,
and the lower case form generates an MLRISC instruction. For example on
the alpha we have:

  datatype instr =
     LDA of {r:cell, b:cell, d:operand}
   | ...

  val lda : {r:cell, b:cell, d:operand} -> instruction
    ...

where lda is just (INSTR o LDA), etc.

Revision 900 - (view) (download) (annotate) - [select for diffs]
Modified Tue Aug 14 15:10:12 2001 UTC (17 years, 11 months ago) by jhr
File length: 10304 byte(s)
Diff to previous 889
  Moved CellSets from Cells to CellsBasis.

Revision 889 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jul 19 20:35:20 2001 UTC (18 years ago) by george
File length: 10298 byte(s)
Diff to previous 839
Substantial simplification in the CELLS interface

Revision 839 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jun 7 20:28:44 2001 UTC (18 years, 1 month ago) by blume
File length: 10244 byte(s)
Diff to previous 815
several internal changes related to C calls

Revision 815 - (view) (download) (annotate) - [select for diffs]
Modified Fri May 4 05:09:10 2001 UTC (18 years, 2 months ago) by leunga
File length: 10175 byte(s)
Diff to previous 797

    Moby related MLRISC changes

Revision 797 - (view) (download) (annotate) - [select for diffs]
Modified Fri Mar 16 00:00:17 2001 UTC (18 years, 4 months ago) by leunga
File length: 10077 byte(s)
Diff to previous 796

   x86 optimizations for x := x op y where x is a memory location.

Revision 796 - (view) (download) (annotate) - [select for diffs]
Modified Tue Mar 6 00:04:33 2001 UTC (18 years, 4 months ago) by leunga
File length: 9877 byte(s)
Diff to previous 744

   Support for alternative control-flow, exception handlers added.

Revision 744 - (view) (download) (annotate) - [select for diffs]
Modified Fri Dec 8 04:11:42 2000 UTC (18 years, 7 months ago) by leunga
File length: 9627 byte(s)
Diff to previous 731

   A CVS update record!

   Changed type cell from int to datatype, and numerous other changes.
   Affect every client of MLRISC.  Lal says this can be bootstrapped on all
   machines.  See smlnj/HISTORY for details.

   Tag:  leunga-20001207-cell-monster-hack

Revision 731 - (view) (download) (annotate) - [select for diffs]
Modified Fri Nov 10 22:57:45 2000 UTC (18 years, 8 months ago) by leunga
File length: 9632 byte(s)
Diff to previous 657

A new x86 floating point code generator.  By default it is off.
See HISTORY for details.   CVS tag=leunga-20001110-new-x86-fp

Revision 657 - (view) (download) (annotate) - [select for diffs]
Modified Fri Jun 9 05:20:54 2000 UTC (19 years, 1 month ago) by leunga
File length: 7300 byte(s)
Diff to previous 651

     None of these changes should affect SML/NJ.  See HISTORY file for details.
     CVS Tag=leunga-20000609-various

Revision 651 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jun 1 18:34:03 2000 UTC (19 years, 1 month ago) by monnier
File length: 6206 byte(s)
Diff to previous 646
bring revisions from the vendor branch to the trunk

Revision 646 - (view) (download) (annotate) - [select for diffs]
Modified Tue May 16 02:52:54 2000 UTC (19 years, 2 months ago) by leunga
File length: 6206 byte(s)
Diff to previous 579

  Slight cleanup on the Alpha.
  Added a bunch of instructions to the x86 instruction set.
  The module ra-rewrite-with-renaming has been improved.
  These should have no effect on SML/NJ.
  CVS tag=leunga-20000515-alpha-x86-ra

Revision 579 - (view) (download) (annotate) - [select for diffs]
Modified Wed Mar 22 06:33:08 2000 UTC (19 years, 3 months ago) by leunga
File length: 6101 byte(s)
Diff to previous 565


1. X86 fixes/changes

   a.  x86Rewrite bug with MUL3 (found by Lal)
   b.  Added the instructions FSTS, FSTL

2. PA-RISC fixes/changes

   a.  B label should not be a delay slot candidate!  Why did this work?
   b.  ADDT(32, REG(32, r), LI n) now generates one instruction instead of two,
       as it should be.
   c.  The assembly syntax for fstds and fstdd was wrong.
   d.  Added the composite instruction COMICLR/LDO, which is the immediate
       operand variant of COMCLR/LDO.

3. Generic MLRISC

   a.  shuffle.sml rewritten to be slightly more efficient
   b.  DIV bug in mltree-simplify fixed (found by Fermin)

4. Register Allocator

   a.  I now release the interference graph earlier during spilling.
       May improve memory usage.

Revision 565 - (view) (download) (annotate) - [select for diffs]
Modified Sun Mar 5 04:10:18 2000 UTC (19 years, 4 months ago) by leunga
File length: 5946 byte(s)
Diff to previous 555

Fix up a few floating point bugs on the x86 that are discovered by Fermin.
Rewritten the Sethi-Ullman code.  Added new FP instructions to the x86,
including FIxxxx, FCOMxx, and FLDxx.

Revision 555 - (view) (download) (annotate) - [select for diffs]
Modified Fri Mar 3 16:10:30 2000 UTC (19 years, 4 months ago) by george
File length: 5870 byte(s)
Diff to previous 545
lal-20000303-new mltree -- take II

Revision 545 - (view) (download) (annotate) - [select for diffs]
Modified Thu Feb 24 13:56:44 2000 UTC (19 years, 4 months ago) by george
File length: 5736 byte(s)
Diff to previous 412
  Changes to MLTREE

Revision 412 - (view) (download) (annotate) - [select for diffs]
Modified Fri Sep 3 00:25:03 1999 UTC (19 years, 10 months ago) by monnier
File length: 4612 byte(s)
Copied from: sml/branches/SMLNJ/src/MLRISC/x86/ra/x86Rewrite.sml revision 411
Diff to previous 411
This commit was generated by cvs2svn to compensate for changes in r411,
which included commits to RCS files with non-trunk default branches.

Revision 411 - (view) (download) (annotate) - [select for diffs]
Modified Fri Sep 3 00:25:03 1999 UTC (19 years, 10 months ago) by monnier
Original Path: sml/branches/SMLNJ/src/MLRISC/x86/ra/x86Rewrite.sml
File length: 4612 byte(s)
Diff to previous 247
version 110.19

Revision 247 - (view) (download) (annotate) - [select for diffs]
Added Sat Apr 17 18:47:13 1999 UTC (20 years, 3 months ago) by monnier
Original Path: sml/branches/SMLNJ/src/MLRISC/x86/ra/x86Rewrite.sml
File length: 4378 byte(s)
version 110.16

This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, enter a numeric revision.

  Diffs between and
  Type of Diff should be a

Sort log by:

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0