Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Log of /sml/trunk/src/MLRISC/x86/x86.mdl
[smlnj] / sml / trunk / src / MLRISC / x86 / x86.mdl  
ViewVC logotype

Log of /sml/trunk/src/MLRISC/x86/x86.mdl

Parent Directory Parent Directory


Sticky Revision:
(Current path doesn't exist after revision 2125)

Revision 1009 - (view) (download) (annotate) - [select for diffs]
Modified Wed Jan 9 19:44:22 2002 UTC (17 years, 9 months ago) by george
File length: 33584 byte(s)
Diff to previous 1003
	Removed the native COPY and FCOPY instructions
	from all the architectures and replaced it with the
	explicit COPY instruction from the previous commit.

	It is now possible to simplify many of the optimizations
	modules that manipulate copies. This has not been
	done in this change.

Revision 1003 - (view) (download) (annotate) - [select for diffs]
Modified Fri Dec 7 02:45:32 2001 UTC (17 years, 10 months ago) by george
File length: 33935 byte(s)
Diff to previous 951
Changed the representation of instructions from being fully abstract
to being partially concrete. That is to say:

  from
	type instruction

  to
	type instr				(* machine instruction *)

	datatype instruction =
	    LIVE of {regs: C.cellset, spilled: C.cellset}
          | KILL of {regs: C.cellset, spilled: C.cellset}
          | COPYXXX of {k: CB.cellkind, dst: CB.cell list, src: CB.cell list}
          | ANNOTATION of {i: instruction, a: Annotations.annotation}
          | INSTR of instr

This makes the handling of certain special instructions that appear on
all architectures easier and uniform.

LIVE and KILL say that a list of registers are live or killed at the
program point where they appear. No spill code is generated when an
element of the 'regs' field is spilled, but the register is moved to
the 'spilled' (which is present, more for debugging than anything else).

LIVE replaces the (now deprecated) DEFFREG instruction on the alpha.
We used to generate:

	DEFFREG f1
	f1 := f2 + f3
        trapb

but now generate:

	f1 := f2 + f3
	trapb
	LIVE {regs=[f1,f2,f3], spilled=[]}

Furthermore, the DEFFREG (hack) required that all floating point instruction
use all registers mentioned in the instruction. Therefore f1 := f2 + f3,
defines f1 and uses [f1,f2,f3]! This hack is no longer required resulting
in a cleaner alpha implementation. (Hopefully, intel will not get rid of
this architecture).

COPYXXX is intended to replace the parallel COPY and FCOPY  available on
all the architectures. This will result in further simplification of the
register allocator that must be aware of them for coalescing purposes, and
will also simplify certain aspects of the machine description that provides
callbacks related to parallel copies.

ANNOTATION should be obvious, and now INSTR represents the honest to God
machine instruction set!

The <arch>/instructions/<arch>Instr.sml files define certain utility
functions for making porting easier -- essentially converting upper case
to lower case. All machine instructions (of type instr) are in upper case,
and the lower case form generates an MLRISC instruction. For example on
the alpha we have:

  datatype instr =
     LDA of {r:cell, b:cell, d:operand}
   | ...

  val lda : {r:cell, b:cell, d:operand} -> instruction
    ...

where lda is just (INSTR o LDA), etc.

Revision 951 - (view) (download) (annotate) - [select for diffs]
Modified Tue Oct 9 13:54:40 2001 UTC (18 years ago) by george
File length: 34085 byte(s)
Diff to previous 889
Updated input to PERL scripts used to generate
MLRISC cm files.

Revision 889 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jul 19 20:35:20 2001 UTC (18 years, 3 months ago) by george
File length: 34080 byte(s)
Diff to previous 839
Substantial simplification in the CELLS interface

Revision 839 - (view) (download) (annotate) - [select for diffs]
Modified Thu Jun 7 20:28:44 2001 UTC (18 years, 4 months ago) by blume
File length: 34045 byte(s)
Diff to previous 823
several internal changes related to C calls

Revision 823 - (view) (download) (annotate) - [select for diffs]
Modified Tue May 8 21:25:15 2001 UTC (18 years, 5 months ago) by george
File length: 34020 byte(s)
Diff to previous 815
omit frame pointer optimization

Revision 815 - (view) (download) (annotate) - [select for diffs]
Modified Fri May 4 05:09:10 2001 UTC (18 years, 5 months ago) by leunga
File length: 33934 byte(s)
Diff to previous 797

    Moby related MLRISC changes

Revision 797 - (view) (download) (annotate) - [select for diffs]
Modified Fri Mar 16 00:00:17 2001 UTC (18 years, 7 months ago) by leunga
File length: 33624 byte(s)
Diff to previous 796

   x86 optimizations for x := x op y where x is a memory location.

Revision 796 - (view) (download) (annotate) - [select for diffs]
Modified Tue Mar 6 00:04:33 2001 UTC (18 years, 7 months ago) by leunga
File length: 33357 byte(s)
Diff to previous 775

   Support for alternative control-flow, exception handlers added.

Revision 775 - (view) (download) (annotate) - [select for diffs]
Modified Fri Jan 12 01:17:51 2001 UTC (18 years, 9 months ago) by leunga
File length: 33294 byte(s)
Diff to previous 746

    Merging the types labexp and mltree.
    tag leunga-20010111-labexp=mltree

Revision 746 - (view) (download) (annotate) - [select for diffs]
Added Fri Dec 8 04:16:09 2000 UTC (18 years, 10 months ago) by leunga
File length: 33263 byte(s)

   New machine descriptions...

This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, enter a numeric revision.

  Diffs between and
  Type of Diff should be a

Sort log by:

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0