Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Diff of /sml/trunk/src/compiler/CodeGen/sparc/sparcCpsRegs.sml
ViewVC logotype

Diff of /sml/trunk/src/compiler/CodeGen/sparc/sparcCpsRegs.sml

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 822, Tue May 8 21:08:11 2001 UTC revision 823, Tue May 8 21:25:15 2001 UTC
# Line 15  Line 15 
15    fun REG r = T.REG(32,GP r)    fun REG r = T.REG(32,GP r)
16    fun FREG f = T.FREG(64,FP f)    fun FREG f = T.FREG(64,FP f)
17    
18    val stdarg    = REG(24) (* %i0 *)    val vfp               = SparcCells.newReg()
19    val stdcont   = REG(25) (* %i1 *)    val vfptr             = T.REG(32, vfp)
   val stdclos   = REG(26) (* %i2 *)  
   val stdlink   = REG(1)  (* %g1 *)  
   val baseptr   = REG(27) (* %i3 *)  
20    
21    val limitptr  = REG(4)  (* %g4 *)    fun stdarg _          = REG(24) (* %i0 *)
22    val varptr    = REG(29) (* %i5 *)    fun stdcont _         = REG(25) (* %i1 *)
23      fun stdclos _         = REG(26) (* %i2 *)
24      fun stdlink _         = REG(1)  (* %g1 *)
25      fun baseptr _         = REG(27) (* %i3 *)
26    
27      fun limitptr _        = REG(4)  (* %g4 *)
28      fun varptr _          = REG(29) (* %i5 *)
29    val exhausted = SOME(T.CC(T.GTU,C.psr))  (* %psr *)    val exhausted = SOME(T.CC(T.GTU,C.psr))  (* %psr *)
30    val storeptr  = REG(5)  (* %g5 *)    fun storeptr _        = REG(5)  (* %g5 *)
31    val allocptr  = REG(6)  (* %g6 *)    val allocptr  = REG(6)  (* %g6 *)
32    val exnptr    = REG(7)  (* %g7 *)    fun exnptr _          = REG(7)  (* %g7 *)
33    
34    val returnPtr = GP 15    val returnPtr = GP 15
35    val gcLink    = T.REG(32,returnPtr)    fun gcLink _          = T.REG(32,returnPtr)
36    val stackptr  = REG(14)    val stackptr  = REG(14)
37    
38     (* Warning %o2 is used as the asmTmp     (* Warning %o2 is used as the asmTmp
# Line 50  Line 53 
53    
54    val availR =    val availR =
55      map (fn T.REG(_,r) => r)      map (fn T.REG(_,r) => r)
56          ([stdlink, stdclos, stdarg, stdcont, gcLink] @ miscregs)          ([stdlink(false), stdclos(false), stdarg(false), stdcont(false), gcLink(false)] @ miscregs)
57    
58    local    local
59        structure SC = SparcCells.SortedCells        structure SC = SparcCells.SortedCells

Legend:
Removed from v.822  
changed lines
  Added in v.823

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0