Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/trunk/src/compiler/CodeGen/sparc/sparcMLTreeExtComp.sml
ViewVC logotype

View of /sml/trunk/src/compiler/CodeGen/sparc/sparcMLTreeExtComp.sml

Parent Directory Parent Directory | Revision Log Revision Log


Revision 984 - (download) (annotate)
Wed Nov 21 19:00:08 2001 UTC (18 years, 8 months ago) by george
File size: 945 byte(s)
  Implemented a complete redesign of MLRISC pseudo-ops. Now there
  ought to never be any question of incompatabilities with
  pseudo-op syntax expected by host assemblers.

  For now, only modules supporting GAS syntax are implemented
  but more should follow, such as MASM, and vendor assembler
  syntax, e.g. IBM as, Sun as, etc.
functor SparcMLTreeExtComp
   (structure T : MLTREE 
   		where Extension = Sparc_SMLNJMLTreeExt
    structure I : SPARCINSTR
    		where T = T
    structure Stream : MLTREE_STREAM
                where T = I.T
    structure CFG : CONTROL_FLOW_GRAPH 
    		where I = I
                  and P = Stream.S.P
   ) : MLTREE_EXTENSION_COMP =
struct
   structure TS = Stream
   structure I = I
   structure T = I.T
   structure C = I.C
   structure Ext = Sparc_SMLNJMLTreeExt
   structure CFG = CFG
   structure SparcCompInstrExt = 
     SparcCompInstrExt(structure I = I structure CFG = CFG structure TS=Stream)

   type reducer = 
     (I.instruction,C.cellset,I.operand,I.addressing_mode, CFG.cfg) TS.reducer

   fun unimplemented _ = MLRiscErrorMsg.impossible "SparcMLTreeExtComp" 

   val compileSext  = SparcCompInstrExt.compileSext
   val compileRext  = unimplemented
   val compileCCext = unimplemented
   val compileFext  = unimplemented
end

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0