Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] Diff of /branches/pure-cfg/src/compiler/README
ViewVC logotype

Diff of /branches/pure-cfg/src/compiler/README

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 999, Wed Apr 27 17:44:14 2011 UTC revision 1000, Wed Apr 27 20:15:53 2011 UTC
# Line 17  Line 17 
17          representation.  Simple AST only allows simple expressions over          representation.  Simple AST only allows simple expressions over
18          variables.  This phase is also responsible for loading the image          variables.  This phase is also responsible for loading the image
19          summary information.  To do so, we determine which input variables are          summary information.  To do so, we determine which input variables are
20          required to load the images, get teh values from the user, and then          required to load the images, get the values from the user, and then
21          evaluate the static code (including using dnorm to get image info).          evaluate the static code (including using dnorm to get image info).
22          (see ast, simplify)          (see ast, simplify)
23    
# Line 46  Line 46 
46          *** Not implemented yet ***          *** Not implemented yet ***
47          (see mid-il, mid-il-opt, IL)          (see mid-il, mid-il-opt, IL)
48    
49      6) Translation to LowIL      8) Translation to LowIL
50          This pass translates the MidIL representation to LowIL.  It expands          This pass translates the MidIL representation to LowIL.  It expands
51          kernel evaluations into their piecewise polynomial equivalents and          kernel evaluations into their piecewise polynomial equivalents and
52          it expands out the address calculations for voxel addresses.          it expands out the address calculations for voxel addresses.
53          (see IL, low-il, mid-il, mid-to-low)          (see IL, low-il, mid-il, mid-to-low)
54    
55      7) LowIL optimization      9) LowIL optimization
56          *** Not implemented yet ***          *** Not implemented yet ***
57          (see IL, low-il, low-il-opt)          (see IL, low-il, low-il-opt)
58    
59      8) Translation to TreeIL     10) Translation to TreeIL
60          The first part of code generation is to turn SSA assignments into          The first part of code generation is to turn SSA assignments into
61          expression trees and to turn the CFG into block structured code.          expression trees and to turn the CFG into block structured code.
62          This is accomplished by the translation from LowIL to TreeIL, which          This is accomplished by the translation from LowIL to TreeIL, which
63          uses the same operators and types as LowIL.          uses the same operators and types as LowIL.
64          (see IL, low-il, codegen)          (see IL, low-il, codegen)
65    
66      9) TreeIL optimization     11) TreeIL optimization
67          *** Not implemented yet ***          *** Not implemented yet ***
68          This pass will cleanup some of the artifacts from the SSA form by          This pass will cleanup some of the artifacts from the SSA form by
69          coalescing variables.          coalescing variables.
70          (see codegen)          (see codegen)
71    
72      8) Code generation     12) Code generation
73          After translation to TreeIL, we generate code using the abstract TARGET          After translation to TreeIL, we generate code using the abstract TARGET
74          interface.          interface.
75          (see c-target, codegen)          (see c-target, codegen)

Legend:
Removed from v.999  
changed lines
  Added in v.1000

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0