Home My Page Projects Code Snippets Project Openings diderot
Summary Activity Tracker Tasks SCM

SCM Repository

[diderot] Diff of /branches/pure-cfg/src/compiler/mid-to-low/mid-to-low.sml
ViewVC logotype

Diff of /branches/pure-cfg/src/compiler/mid-to-low/mid-to-low.sml

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 869, Tue Apr 19 22:04:38 2011 UTC revision 870, Tue Apr 19 22:58:29 2011 UTC
# Line 261  Line 261 
261                    (t2, code)                    (t2, code)
262                  end                  end
263            val (tmp, code) = gen (0, sizes, indices)            val (tmp, code) = gen (0, sizes, indices)
264            val (offp, code) = adjustForStrideAndOffset (stride, offset, ix1, code)            val t = DstIL.Var.new ("index", DstTy.intTy)
265              val code = iadd(t, ix1, tmp) :: code
266              val (offp, code) = adjustForStrideAndOffset (stride, offset, t, code)
267            val addrTy = DstTy.AddrTy info            val addrTy = DstTy.AddrTy info
268            val base = DstIL.Var.new ("imgBaseAddr", addrTy)            val base = DstIL.Var.new ("imgBaseAddr", addrTy)
269            val code = (result, DstIL.OP(DstOp.Add addrTy, [base, offp])) ::            val code = (result, DstIL.OP(DstOp.Add addrTy, [base, offp])) ::

Legend:
Removed from v.869  
changed lines
  Added in v.870

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0