Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] Annotation of /sml/trunk/src/MLRISC/alpha32/alpha32PseudoInstr.sig
ViewVC logotype

Annotation of /sml/trunk/src/MLRISC/alpha32/alpha32PseudoInstr.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 93 - (view) (download) (as text)
Original Path: sml/branches/SMLNJ/src/MLRISC/alpha32/alpha32PseudoInstr.sig

1 : monnier 16 (* alpha32PseudoInstr.sig --- alpha pseudo instructions *)
2 :    
3 :     signature ALPHA32_PSEUDO_INSTR = sig
4 :     structure I : ALPHA32INSTR
5 :    
6 :     type reduceOpnd = I.operand -> int
7 :    
8 :     val divl : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
9 :     (* divide longword generating a trap on divide by zero *)
10 :    
11 :     val divlu : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
12 :     (* divide longword unsigned generating a trap on divide by zero *)
13 :    
14 :     val cvti2d : {opnd:I.operand, fd:int} * reduceOpnd -> I.instruction list
15 :     (* convert longword to double *)
16 :     end
17 : monnier 93
18 :     (*
19 :     * $Log: alpha32PseudoInstr.sig,v $
20 :     * Revision 1.1.1.1 1998/04/08 18:39:01 george
21 :     * Version 110.5
22 :     *
23 :     *)

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0