Home My Page Projects Code Snippets Project Openings SML/NJ
Summary Activity Forums Tracker Lists Tasks Docs Surveys News SCM Files

SCM Repository

[smlnj] View of /sml/trunk/src/MLRISC/alpha32/alpha32PseudoInstr.sig
ViewVC logotype

View of /sml/trunk/src/MLRISC/alpha32/alpha32PseudoInstr.sig

Parent Directory Parent Directory | Revision Log Revision Log


Revision 113 - (download) (as text) (annotate)
Fri Jun 5 19:41:21 1998 UTC (23 years, 2 months ago) by monnier
Original Path: sml/branches/SMLNJ/src/MLRISC/alpha32/alpha32PseudoInstr.sig
File size: 604 byte(s)
110.7
(* alpha32PseudoInstr.sig --- alpha pseudo instructions *)

signature ALPHA32_PSEUDO_INSTR = sig
   structure I : ALPHA32INSTR
  
   type reduceOpnd = I.operand -> int

   val divl : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
     (* divide longword generating a trap on divide by zero *)

   val divlu : {ra:int, rb:I.operand, rc:int} * reduceOpnd -> I.instruction list
     (* divide longword unsigned generating a trap on divide by zero *)

   val cvti2d : {opnd:I.operand, fd:int} * reduceOpnd  -> I.instruction list
     (* convert longword to double *)
end 

(*
 * $Log$
 *)

root@smlnj-gforge.cs.uchicago.edu
ViewVC Help
Powered by ViewVC 1.0.0